Hacker News new | past | comments | ask | show | jobs | submit login

Ok, so why do the new Mx chips from Apple have an L1 cache size greater than 32KB? Did they solve some long standing design issue?





Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: