Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
account42
7 days ago
|
parent
|
context
|
favorite
| on:
Do not taunt happy fun branch predictor (2023)
There is a trade-off between cache size and latency.
throwaway2037
7 days ago
[–]
Ok, so why do the new Mx chips from Apple have an L1 cache size greater than 32KB? Did they solve some long standing design issue?
reply
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
