Like a lot of chip desicions, this one is based on the effects of the process node in question. So the answer is probably when a company gets to TSMC 7nm while being capable of the high end bonding on the package substrate between chips, at a per chip gate count probably close to the ryzen cpu chips. Before then, it doesn't really make sense.