Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Mind blown indeed. But don't these need special CPU instructions? Which x86 instructions do this? (Or is this done through a special hardware pin on the CPU?)


Apparently it's done through controlling the MTRR registers on the CPU:

http://rere.qmqm.pl/~mirq/cache_as_ram_lb_09142006.pdf




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: