Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
alganet
8 months ago
|
parent
|
context
|
favorite
| on:
Intel announces retirement of Pat Gelsinger
> One of the key reasons why Rosetta 2 provides such a high level of translation efficiency is the support of x86-64 memory ordering in the Apple M1 SOC.
https://www.sciencedirect.com/science/article/pii/S138376212...
ryao
8 months ago
[–]
TSO might be slower than ARM’s memory ordering, but implementing it in hardware is considered faster than implementing it in software.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
https://www.sciencedirect.com/science/article/pii/S138376212...