Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

The more important reason this doesn't mean denser caches is that the caches are SRAM not DRAM which are petty much completely different processes. High NA EUV also will likely yield higher density caches, but this is mostly unrelated.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: