Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
adgjlsfhk1
on Aug 14, 2024
|
parent
|
context
|
favorite
| on:
Imec demonstrates logic and DRAM structures using ...
The more important reason this doesn't mean denser caches is that the caches are SRAM not DRAM which are petty much completely different processes. High NA EUV also will likely yield higher density caches, but this is mostly unrelated.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: