The LRM is probably the best thing about SystemVerilog. Does a fantastic job of being a reference and an actually readable document you can learn from (which is lucky because the other SV resources on the internet are very sparse).

Just a shame about the language itself.