It's more complicated on x86 because of the 4k page size. The L1 is heavily complicated if it is larger than the number of cache ways times the page size, since the virtual->physical tlb lookup happens in parallel. 8 way * 4kb = 32kb. AppleARM runs with a 16kb page size. 8 way * 16kb = 128kb