There's two ways: Firstly different chips will have different sets of extensions.

Secondly macro-op fusion - you can optimize particular sequences of instructions in order to try to get certain optimized micro ops, and it's expected in future that different sequences will be needed on different cores. A "wrong" sequence will run slowly but still run.

Of course all of this is a PITA from our (software) point of view.