.. and if this thing is done with SDR technology (which apparently was the original aim of the program, don't know if they have backtracked since), presumably the DSP's and FPGA's are going to be larger and significantly more power hungry than bespoke ASIC's.