Bit of a clarification, the jcore design doesn't fit in the biggest FPGA with a purely open source tooling, which is made by Lattice, not Xilinx. 7k gates is tiny for an fpga these days -- the spartan 6, which they also mentioned is an older design has up to 19 times the gates and can fit a few cores and DSP modules, but needs a closed source toolchain.