FPGA soft core CPUs can't beat the same logic implemented in ASIC silicon in terms of static power consumption. The MCU at the core of this project has a very impressive uA/MHz specification that's difficult to achieve alone. I'm surprised to see it being much lower than even STM32L0 running off external SMPS