Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
russdill
on Feb 26, 2022
|
parent
|
context
|
favorite
| on:
MetalNES: Transistor Level NES Simulation
That shouldn't be a problem to implement on an FPGA with a tiny bit of extra logic.
monocasa
on Feb 27, 2022
[–]
Totally agreed, but you can't just throw the netlist at a fpga and expect the synthesizer to be happy is all I'm saying.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
